




AVR254/255/354/355 BLOCK DIAGRAM <http://receiverfaq.ru/>



REVISION	2	4	6	
1	3	5	7	
SCHEMATIC DIAGRAM				SHEET
MODEL	AVR254/255/354/355			1/1
DESIGN	CHECK	APPROVE	DRAWING NO	
S.H.Yang	W.Y.Yang	G.S.Wey	BLOCK DIAGRAM	
08.02.25	08.02.25	08.02.25	2024BLDZ	

AVR355/230 WIRING DIAGRAM



REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			SHEET
MODEL			AVR355/230
DESIGN	CHECK	APPROVE	DRAWING NO
J.T.B	W.Y.Y	K	WIRING DIAGRAM
08.03.11	08.03.11	13.11	1190SCDZ

AMPLIFIER SECTION BIAS ADJUSTMENT


Measurement condition

.No input signal or volume position is minimum.

Standard value

.Ideal current = 48mA ($\pm 5\%$)

.Ideal DC Voltage = 25.92mV ($\pm 5\%$)




DC VOLTMETER ; Connect to

CN66(SL),CN61(CEN),CN64(SR),CN63(FL),CN65(SBL(AVR254,255,354,355)),CN62(FR),CN67(SBR)

NO.	Channel	Adjust for	Adjustment
1	Front Left	25.92mV ($\pm 5\%$)	CN63
2	Front Right	25.92mV ($\pm 5\%$)	CN62
3	Center	25.92mV ($\pm 5\%$)	CN61
4	Surround Left	25.92mV ($\pm 5\%$)	CN66
5	Surround Right	25.92mV ($\pm 5\%$)	CN64
6	Surround Back Left	25.92mV ($\pm 5\%$)	CN65
7	Surround Back Right	25.92mV ($\pm 5\%$)	CN67

CUP12035Z




E/S

ISSUE
ANAM
MULTI. LAB
07.03.09


REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			SHEET
MODEL	AVR255/355		1/4
DESIGN	CHECK	APPROVE	DRAWING NO
M.S KIM	W.Y YANG	G.S WEY	2035SCEZ (HDMI-INPUT)
07.14.07	07.14.07	07.14.07	

CUP12035Z



REVISION	1	2	3
SCHEMATIC DIAGRAM			SHEET
MODEL	AVR255/355		2/4
DESIGN	CHECK	APPROVE	DRAWING NO
M.S KIM	W.Y YANG	G.S WEY	2035SCEZ
07.14.07	07.14.07	07.14.07	(HDMI-RX,TX)

CUP12035Z



REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR 255/355		
DESIGN	CHECK	APPROVE	DRAWING NO
M.S KIM	W.Y YANG	G.S WEY	2035SCEZ
07.14.07	07.14.07	07.14.07	(TORINO)




CUP12035Z

D

C


B

A




REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR255/355		
DESIGN	CHECK	APPROVE	DRAWING NO
M.S KIM	W.Y YANG	G.S WEY	2035SCEZ
07.14.07	07.14.07	07.14.07	(ADV7342+MEM.)


< REGULATOR PCB >





< Sub-REGULATOR PCB >




LPP



REVISION	2	4	6	
1	3	5	7	
SCHEMATIC DIAGRAM				SHEET
MODEL	AVR 254/255/354/355			1/1
DESIGN	CHECK	APPROVE	DRAWING NO	
3			CUP12055Z	
			(REGULATOR)	




•• IMPORTANT SAFETY NOTICES.
 COMPONENTS IDENTIFIED BY Δ MARK HAVE SPECIAL CHARACTERISTICS.
 IMPORTANT FOR SAFETY, WHEN REPLACING ANY OF THESE COMPONENTS
 USE ONLY MANUFACTURER'S SPECIFIED PARTS.
 •• THE UNIT OF RESISTANCE IS OHM.
 K=1000 OHM , M=1000 KOHM
 •• THE UNIT OF CAPACITANCE IS MICROFARAD. (μ F)
 pF=10⁻⁶ μ F
 •• THIS SCHEMATIC DIAGRAM MAY MODIFIED AT ANY TIME WITH THE
 IMPROVEMENT OF PERFORMANCE.





REVISION	2	4	6
	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR254/255/354/355		
DESIGN	CHECK	APPROVE	DRAWING NO
		G.	2029SCLZ
			(INPUT)

CUP12029




DATA	CS49700	SDRAM	Address	CS49700	SDRAM
EXT_D15/SD_D7	29	12	EXT_A19	89	
EXT_D14/SD_D6	30	11	EXT_A18	87	
EXT_D13/SD_D5	31	10	EXT_A17	85	
EXT_D12/SD_D4	32	9	EXT_A16	84	
EXT_D11/SD_D3	34	6	EXT_A15	82	
EXT_D10/SD_D2	35	5	EXT_A14/SD_A13	77	
EXT_D9/SD_D1	37	3	EXT_A13/SD_A14	75	19
EXT_D8/SD_D0	39	2	EXT_A12/SD_A10	74	20
EXT_D7/SD_D15	40	49	EXT_A11/SD_A12	55	
EXT_D6/SD_D14	41	48	EXT_A10/SD_A11	56	
EXT_D5/SD_D13	42	46	EXT_A9/SD_A9	58	32
EXT_D4/SD_D12	43	45	EXT_A8/SD_A8	59	31
EXT_D3/SD_D11	45	43	EXT_A7/SD_A7	62	30
EXT_D2/SD_D10	46	42	EXT_A6/SD_A6	62	29
EXT_D1/SD_D9	48	40	EXT_A5/SD_A5	64	28
EXT_D0/SD_D8	49	39	EXT_A4/SD_A4	67	27
			EXT_A3/SD_A3	68	24
			EXT_A2/SD_A2	70	23
			EXT_A1/SD_A1	71	22
			EXT_A0/SD_A0	72	21

REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR254/255/354/355		
DESIGN	CHECK	APPROVE	DRAWING NO
18			2029SCLZ (DSP)








U-COM	AVR255	AVR355	AVR155
PIN 97	HDMI_MUTE_IN	HDMI_MUTE_IN	N.A
PIN 86	TORINO_RESET	TORINO_RESET	N.C
PIN 21	UART_TX(TORINO&PC)	UART_TX(TORINO&PC)	UART_TX(PC)
PIN 22	UART_RX(TORINO&PC)	UART_RX(TORINO&PC)	UART_RX(PC)
PIN 81	VIDEO_SW1	VIDEO_SW1	N.A
PIN 82	VIDEO_SW2	VIDEO_SW2	OSD_CS1
PIN 83	VIDEO_SW3	VIDEO_SW3	OSD_CLK
PIN 84	VIDEO_SW4	VIDEO_SW4	OSD_DA
PIN 85	VIDEO_SW5	VIDEO_SW5	OSD_M
PIN 80	CLOCK	CLOCK	HDMI_MUX_SDA
PIN 79	DATA_OUT	DATA_OUT	HDMI_MUX_SCLK
PIN 77	DATA_IN	DATA_IN	OSD_H
PIN 76	CLK-REQ	CLK-REQ	



* MODEL OPTION *


MODEL	OP_A(PIN48)	OP_B(PIN98)
AVR355	HIGH(R792)	LOW(R791)
AVR354	HIGH(R792)	LOW(R791)
AVR254	HIGH(R792)	HIGH(R790)
AVR355/230	LOW(R793)	LOW(R791)
AVR255/230	LOW(R793)	HIGH(R790)



REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR254/255/354/355		
DESIGN	CHECK	APPROVE	DRAWING NO
		G.S	2029SCLZ
			(CPU)

AVR355 input_0208.sch-3 - Fri Feb 08 15:55:29 2008

CUP12033Z



*** DEFINITION OF I2C REGISTER (NJW1321)**

I2C BUS FORMAT

START	LSB	MSB	LSB	MSB	LSB	MSB	STOP
(S ₀)	SLAVE ADDRESS(BIT7)	(A ₀ BIT)	DATA(BIT)	(A ₀ BIT)	DATA(BIT)	(A ₀ BIT)	(P ₀)

SLAVE ADDRESS

MSB	Slave Address(BIT)	LSB	MSB
1	0 0 0 0 0 0 0	ADR(BIT)	R/NOT R(W/T)

CONTROL REGISTER TABLE

<WRITE MODE>

NO.	D7	D6	D5	D4	D3	D2	D1	D0
DATA 1	PS1	PS2	OUT1		OUT2			
DATA 2	AUX0	AUX1	AUX2		AUX3			




<READ MODE>

NO.	D7	D6	D5	D4	D3	D2	D1	D0
DATA	PORT0	PORT1	PORT2		PORT3			



Legend:
S : Start/End Term
A : Acknowledge Bit
P : Ending Term
R/NOT R : Set the Write Mode or Read Mode.
ADR : Set the Slave Address by "ADR" terminal.
R/NOT R = 0 : WRITE MODE, ADR = 0/1 : ADR=0 Hex(40), ADR=1 Hex(80)
R/NOT R = 0 : READ MODE, ADR = 0/1 : ADR=0 Hex(80), ADR=1 Hex(40)
PS : POWER SAVE
-> PS = 1 : POWER SAVE ON (INPUT), PS = 0 : POWER SAVE OFF (OUT ON)
OUT : OUTPUT
AUX : AUXILIARY (CONTROL SIGNAL OUTPUT)
PORT : INPUT

*NJM2595M OPTION
==>V_MUTE "LOW" ACTIVE


FUNC.	SW1	SW2	SW3	SW4	SW5
CVBS/S-V1	H	L	L	L	H
CVBS/S-V2	L	H	L	L	H
CVBS/S-V3	H	L	L	H	H
FRONT CVBS/S-V	H	H	L	L	H
IPOD	H	L	H	H	H



REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR354 / 355		
DESIGN	CHECK	APPROVE	DRAWING NO
M.S.K	W.Y.Y	K.S.W	2033SCEZ
06.08.23	06.	06.	(VIDEO)



REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			SHEET
MODEL	AVR354 / 355		1 / 4
DESIGN	CHECK	APPROVE	DRAWING NO
M.S.K	W.Y.Y	K.S.W	2033SCEZ
05.00.00	05.00.00	05.00.00	(AMP)



GAIN	R561, R562, R563, R564, R565, R560
AVR154/155	1.8K
AVR255/355	1.6K

AVR355/230 ONLY



AVR254/255/354/355 PART

REVISION	1	2	3	SHEET
SCHEMATIC DIAGRAM				2
MODEL	AVR154/155/254/255/354/355			7
DESIGN	CHECK	APPROVE	Γ	
				(MAIN)

- IMPORTANT SAFETY NOTICE. IMPORTANT FOR SAFETY WHEN REPLACING ANY OF THESE COMPONENTS USE ONLY MANUFACTURE'S SPECIFIED PARTS.
- THE UNIT OF RESISTANCE IS OHM. K=1000 OHM, M=1000 KOHM.
- THE UNIT OF CAPACITANCE IS MICROFARAD (UF). pF = 10⁻⁶ UF.
- THIS SCHEMATIC DIAGRAM MAY MODIFIED AT ANY TIME WITH THE IMPROVEMENT OF PERFORMANCE.

CUP12036Z

A-BUS PART : ONLY FOR AVR355 & AVR355/230









MULTI ROOM VOLUME : AVR355, AVR354, AVR355/230

REVISION	2	4	6
1	3	5	7
SCHEMATIC DIAGRAM			
MODEL	AVR354/355		
DESIGN	CHECK	APPROVE	DRAWING NO
		G.	
07.10.18			Page 124 of 125

E/S

AVR 255/355 FRONT (CUP12053Z)



REVISION	2			
1				
SCHEMATIC DIAGRAM				SHEET
MODEL	AVR255/355			1/7
DESIGN	CHECK	APPROVE	DRAWING NO	
			CUP12053Z	
			(FRONT)	

